9
PCI Express 7.0 Spec Hits Draft 0.3, 512GBps Connectivity on Track For 2025 Release
(www.anandtech.com)
this post was submitted on 13 Jun 2023
9 points (100.0% liked)
Technology
37712 readers
233 users here now
A nice place to discuss rumors, happenings, innovations, and challenges in the technology sphere. We also welcome discussions on the intersections of technology and society. If it’s technological news or discussion of technology, it probably belongs here.
Remember the overriding ethos on Beehaw: Be(e) Nice. Each user you encounter here is a person, and should be treated with kindness (even if they’re wrong, or use a Linux distro you don’t like). Personal attacks will not be tolerated.
Subcommunities on Beehaw:
This community's icon was made by Aaron Schneider, under the CC-BY-NC-SA 4.0 license.
founded 2 years ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
view the rest of the comments
Ah ... I didn't realize "downscaling" (there's a better term I'm sure) at the motherboard level to older generations was a thing. Wait. Is that already a thing with some of the 5.0/4.0 boards?
Yes, that's what they have been doing for quite a while now.
The chipset splits a few PCIe lanes from the CPU into many PCIe lanes for lower speed devices to use. Of course those lanes all share the same bandwidth with each other and with the USB and SATA ports in the chipset.